EDA Verification, IP Innovation Drive System Design: Taneja
SAN JOSE, Calif.-- The old model of innovation "just doesn't work" anymore, and EDA vendors are stepping up their own innovation to keep systems designers more efficient and productive.
That was the message from Sanjiv Taneja, Cadence Vice President of Product Engineering for Front End Design, who addressed the Silicon Valley Open Innovation Summit here April 2.
"It's very clear that ... the traditional innovation model is under complete stress," he said.
Enabling Faster Exploration
One of the focuses of EDA today should be to provide tools to free system architects to allocate their time optimally--where appropriate and valuable--on the complex, time-consuming task of detailed micro-architectural specifications, but leaving the vast majority of innovation at the algorithm or system level, Taneja said.
He said: "In this world of a disaggregated design chain, the one thing as a system designer you control is the architecture. It's completely under your control. You can bring all the underlying ideas and algorithms to bear."
The key question becomes how do you enable the system architect to explore algorithm ideas quickly, "in a time frame of relevance," Taneja added.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Consolidation and EDA innovation
- Accelerating EDA innovation through SoC design methodology convergence
- Minima's Low Energy IP Garners Support from the European Innovation Council Accelerator
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?