EDA Verification, IP Innovation Drive System Design: Taneja
SAN JOSE, Calif.-- The old model of innovation "just doesn't work" anymore, and EDA vendors are stepping up their own innovation to keep systems designers more efficient and productive.
That was the message from Sanjiv Taneja, Cadence Vice President of Product Engineering for Front End Design, who addressed the Silicon Valley Open Innovation Summit here April 2.
"It's very clear that ... the traditional innovation model is under complete stress," he said.
Enabling Faster Exploration
One of the focuses of EDA today should be to provide tools to free system architects to allocate their time optimally--where appropriate and valuable--on the complex, time-consuming task of detailed micro-architectural specifications, but leaving the vast majority of innovation at the algorithm or system level, Taneja said.
He said: "In this world of a disaggregated design chain, the one thing as a system designer you control is the architecture. It's completely under your control. You can bring all the underlying ideas and algorithms to bear."
The key question becomes how do you enable the system architect to explore algorithm ideas quickly, "in a time frame of relevance," Taneja added.
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related Blogs
- Consolidation and EDA innovation
- Accelerating EDA innovation through SoC design methodology convergence
- Minima's Low Energy IP Garners Support from the European Innovation Council Accelerator
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security