Can DRAM Contents Survive a Reboot? Surprisingly, In Most Cases The Answer is, "Yes"
April 21, 2011
A Cadence DRAM Memory Controller IP customer asks, "I have a DRAM subsystem with ECC and my system has the capability to use write data masks and partial-word writes. DDR3 has a reset pin, why can't I just reset it? Why do I need to initialize...
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- RISC-V customization gets a standing ovation - no fragmentation drama!
- Can Open Source Work for SSD Designs?
- Can Globalfoundries-Chartered Compete With TSMC?