Using the application modeling and mapping methodology for system-level performance analysis
René van den Berg, Walter Tibboel, Rob Wieringa, & Martin Klompstra - NXP Semiconductors
EETimes (9/26/2010 10:39 PM EDT)
This article describes our experiences using the Application Modeling and Mapping methodology (AMM) based on commercial tooling from Synopsys. This methodology is valuable at the technical and organizational level for investigating the feasibility of new electronic products.
Technically, the methodology reduces the risk by giving architects a clear understanding of the application and features in an early stage of the project. This is related to system performance, hardware and software allocation on available resources, software scheduling scenarios and architecture dimensions and decisions (what-if scenarios).
On the organizational level, the methodology facilitates the early collaboration of system architects, software developers and hardware designers based on an executable specification of the product. Within this article the AMM methodology is discussed and applied to a dual DAB reception application. For the different aspects as described above, the benefits and disadvantage are shown and discussed.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Cycle Accuracy Analysis and Performance Measurements of a SystemC model
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- Hardware/software design requirements planning: Part 3 - Performance requirements analysis
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience