Rethink your project planning with a virtual platform
Jakob Engblom, Wind River Simics
EETimes (9/12/2011 11:25 PM EDT)
A virtual platform is an embedded computer system simulated on a regular PC. The virtual platform behaves like the physical target hardware and can boot and run the complete software stack, providing a platform for architecture definition, system and software design, test, debug, and training.
Virtual platform technology has been used to simulate a very diverse set of targets, from single-processor boards to complex multi-core, multi-board, and rack-based clusters.
They are very useful for system and software development and design as well. Virtual platforms are used across the product life cycle, from initial product definition, through development, and on to deployment and long-term maintenance.
From more than a decade of experience providing virtual platforms to system developers and original equipment manufacturers (OEMs), we’ve found that virtual platforms can have a truly revolutionary effect on software development.
But while the benefits for software development realized by using virtual hardware are certainly nice, embedded developers will not be able to take full advantage of virtual platforms if they only look at them as just a tool to improve software development in isolation does not realize its full potential impact.
A good case in point is project management.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- Virtual Prototyping Platform with Flash Memory
- Design & Verify Virtual Platform with reusable TLM 2.0
- A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
- Implementing Power Management IP for Dynamic and Static Power Reduction in Configurable Microprocessors using the Galaxy Design Platform at 130nm