Introduction to OpenVG for embedded 2D graphics applications
Hugo Osornio, Luis Olea, and Ioseph Martinez, Freescale Semiconductor
embedded.com (March 27, 2013)
OpenVG is an API designed for hardware-accelerated 2D vector graphics. It was designed to help manufacturers create more attractive user interfaces by offloading computationally intensive graphics processing from the CPU onto a GPU to save energy. It is being used across many platforms, including a number of embedded applications. In this article we will describe the basic capabilities of the OpenVG spec and how to use it in automotive infotainment and instrument display applications.
OpenVG handles two main parent objects:
- Bitmap: a memory organization used to store/draw an image. Every x and y coordinate will have a corresponding pixel. Each pixel is assigned an alpha, red, green and blue (ARGB) value, thus a 200 x 200 resolution image will require (200*200*(color depth)) bytes of storage. Bitmaps are particularly useful for photorealistic graphics. The coverflow application depicted in the Use Cases section contains image handling code and functions.
- Vector: a mathematical formula that requires start and end points. Depending on how those points are connected, other parameters may be required, such as curve control points, arc radiuses, and arc angles. This feature makes a vector fully scalable, as it does not rely on per-pixel data to represent an image.
To read the full article, click here
Related Semiconductor IP
- 2.5D GPU IP Core - API Support: Vivante VGLite API, OpenVG 1.1
- Shader architecture type 3D GPU Integrating the OpenVG 1.1 hardware processing pipeline
- Vector Graphics IP core supporting OpenVG1.1 subset
Related White Papers
- Design of a C library for the implementation of 3D graphics applications on a SoC
- Embedded 3D graphics is here, but 2D is still important: Here's why
- Real-Time Trace: A Better Way to Debug Embedded Applications
- Allowing server-class storage in embedded applications
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience