New Approach Combines ASIC and FPGA Benefits
Design teams all over are debating. While time to market and risk can be substantially lowered by going the FPGA route, the ASIC path carries potential benefits that can't be ignored. An ASIC implementation can for the most part, always map functions and logical blocks more efficiently that those implemented in generic logic granules. The ultimate attainable performance can be higher with a custom tailored implementation on an ASIC. And, if every 't' is crossed and every 'i' is dotted, the cost for an end product can be substantially lowered.
But, FPGAs allow the same product to be updated more easily. If there are any mistakes, or even better ways to implement a design after the initial product release, it simply means a new 'fusemap' code to upgrade the functionality or performance. This can also be beneficial say if an early flavor of a design implements an emerging standard. As the standard is improved or embellished, it can be easier in an FPGA to upgrade the functionality.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- New Realities Demand a New Approach to System Verification and Validation
- SOC: Submicron Issues -> Integrated approach lets new tech in
- SoCs require a new verification approach
- DSP/ASIC approach offers processing benefits for 802.11b implementation
Latest White Papers
- Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard