Learning from the Next-Gen Firewall
Ron Wilson, Intel FPGA
September 13, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try to slip through: cyber attacks. They may seek to interfere with applications, steal private data, recruit servers into bot nets, infect data-center clients, encrypt and ransom vital files, or even do physical harm over the IoT. They are always out there, probing for an opening, altering their disguises, trying novel attacks.
Between our world and this mayhem stand firewalls—layers upon layers of defenses built over historically shaky foundations, always trying to catch up with the attackers. Over the years firewalls have grown from light-weight software packages into multilayered, hardware-reinforced defenses in depth. They have marshalled new computing technologies. And by watching their continuing battle, we can get an understanding of what security will mean, not just in data centers, but at the edge of the IoT—in edge computing and in endpoints.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Meet the Next-Generation Network-on-Chip From Arteris
- TOPS: The Truth Behind a Deep Learning Lie
- Understanding the Deployment of Deep Learning algorithms on Embedded Platforms
- Retargeting IP -> Design system compiles silicon straight from C code
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core