Differentiate your HD multimedia design by customizing the processor core
By Steve Leibson, Tensilica Inc.
Embedded.com (12/30/08, 01:36:00 PM EST)
Embedded.com (12/30/08, 01:36:00 PM EST)
There's an explosion occurring in consumer video. It's fueled by the adoption of digital video-compression standards, which deliver excellent picture fidelity and give consumers the ability to shape and mold video for their own viewing preferences.
The popularity of digital video has revived the consumer TV market, boosting TVs from the low-margin, bargain- basement category to highly featured, wall-size, high-margin flat screens.
At the same time, high-definition (HD) disc players, digital video recorders, cable, satellite and terrestrial broadcast STBs, and camcorders also lure their share of consumers' wallets and pocketbooks. After decades of slumber, video is once again a hot commodity in CE.
To read the full article, click here
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Controller IP- Slave-only, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
Related White Papers
- Choosing between dual and single core media processor configurations in embedded multimedia designs
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- SoC Test and Verification -> Assertions speed processor core verification
- MPEG-4 is accelerated and footprint reduced by use of a configurable processor core