FRAMs as alternatives to flash memory in embedded designs
Priya Thanigai, Texas Instruments
EETimes (7/19/2012 12:38 AM EDT)
Ferroelectric random access memory (FRAM) is widely known as a non-volatile, stand-alone memory technology that has been a part of the semiconductor industry for more than a decade.
In recent years, integrated circuit manufacturers have been considering FRAM as a strong contender for embedded, non-volatile memory, as an alternative to flash technology. This article discusses key technology attributes of FRAM while exploring specific use cases that demonstrate FRAM’s advantages.
Today there are multiple memory technologies that have the potential to change the landscape of embedded processing. However, none so far have surfaced as a strong contender for replacing flash technology in microcontrollers (MCUs) until FRAM.
What is FRAM?
FRAM is non-volatile memory that has power, endurance and read/write speeds similar to commonly used static RAM (SRAM). Information stored in an FRAM cell corresponds to the state of polarization of a ferroelectric crystal that can hold its contents even after the power source is removed. This is what makes FRAM truly non-volatile. Also, since the energy required to polarize a crystal is relatively low when compared to programming a flash cell, FRAM writes are inherently lower power than flash.
To read the full article, click here
Related Semiconductor IP
- LDPC Encoder/Decoder for Flash controller
- Embedded Flash IP,64Kx8 bits for 1.8V/5V/32V HV
- 6b-1GSps SubRange Flash ADC
- 8b-200MSps SubRange Flash ADC
- External NOR flash protection solution that supports real-time decryption and execution in place
Related White Papers
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Memory solution addressing power and security problems in embedded designs
- Dealing with memory access ordering in complex embedded designs
- Analog and Power Management Trends in ASIC and SoC Designs
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience