PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed processing blocks
By Loren Hobbs, Cypress Semiconductor
Embedded.com (11/23/09, 11:13:00 PM EST)
In then the past few years we have seen multiprocessing systems become more mainstream, in fact most modern personal computer CPU's now feature symmetric multiprocessing systems (SMP), where multiple instantiations of the same processor share the processing burden of the applications running on the PC.
While SMP's are quite common today, we typically have not seen a shift towards multiprocessing in embedded computing. However, a new type of embedded design technique gives engineers the freedom to intelligently distribute processing functions across a digital subsystem.
This article will look at an example of the distributed processing technique using Cypress Semiconductor's PSoC 3 and PSoC 5 architectures, which consist of a main CPU (in this case an 8051 or ARM Cortex M3), a DMA engine, and array of Universal Digital Blocks (UDB).
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- Is a single-chip SOC processor right for your embedded project?
- When Your Embedded Processor Runs Out of Steam, Try Parallelism
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- SoC Test and Verification -> Assertions speed processor core verification
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference