PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed processing blocks
By Loren Hobbs, Cypress Semiconductor
Embedded.com (11/23/09, 11:13:00 PM EST)
In then the past few years we have seen multiprocessing systems become more mainstream, in fact most modern personal computer CPU's now feature symmetric multiprocessing systems (SMP), where multiple instantiations of the same processor share the processing burden of the applications running on the PC.
While SMP's are quite common today, we typically have not seen a shift towards multiprocessing in embedded computing. However, a new type of embedded design technique gives engineers the freedom to intelligently distribute processing functions across a digital subsystem.
This article will look at an example of the distributed processing technique using Cypress Semiconductor's PSoC 3 and PSoC 5 architectures, which consist of a main CPU (in this case an 8051 or ARM Cortex M3), a DMA engine, and array of Universal Digital Blocks (UDB).
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Is a single-chip SOC processor right for your embedded project?
- When Your Embedded Processor Runs Out of Steam, Try Parallelism
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- SoC Test and Verification -> Assertions speed processor core verification
Latest White Papers
- Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard