PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed processing blocks
By Loren Hobbs, Cypress Semiconductor
Embedded.com (11/23/09, 11:13:00 PM EST)
In then the past few years we have seen multiprocessing systems become more mainstream, in fact most modern personal computer CPU's now feature symmetric multiprocessing systems (SMP), where multiple instantiations of the same processor share the processing burden of the applications running on the PC.
While SMP's are quite common today, we typically have not seen a shift towards multiprocessing in embedded computing. However, a new type of embedded design technique gives engineers the freedom to intelligently distribute processing functions across a digital subsystem.
This article will look at an example of the distributed processing technique using Cypress Semiconductor's PSoC 3 and PSoC 5 architectures, which consist of a main CPU (in this case an 8051 or ARM Cortex M3), a DMA engine, and array of Universal Digital Blocks (UDB).
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- Is a single-chip SOC processor right for your embedded project?
- When Your Embedded Processor Runs Out of Steam, Try Parallelism
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- Porting Legacy Code to Net Processor Designs