Embedded antifuse NVM: A mission critical IP for display driver ICs
Edward Cheng, Kilopass Technology
EETimes (4/29/2011 4:08 PM EDT)
Antifuse NVM IPs have been used in display driver ICs (DDI) to store critical parameters for analog and image processing circuitry to calibrate out chip-to-chip variations and to meet different requirements of the system integrators.
Uniform display quality depends on the characteristics of panels and accuracy of driving voltage or current levels, and any tolerance must be compensated for. Antifuse NVMs are perfectly suited for the task of permanently recording the following:
- reference parameters for power management and analog circuits,
- calibration information for timing elements and analog-digital converters,
- brightness and color correction tables,
- initialization data for organic materials, as well as
- configuration selection for different features.
Once antifuse NVM programming has been performed in the final stage of system testing, the display module becomes a tuned unit, eliminating the need for additional software configurations. This allows an automated system assembly and ensures reduced production costs.
In addition to pervasive uses in trimming and yield enhancements, another popular use of antifuse NVM is for boot and firmware code storage. Traditionally, microprocessors for display and touch sensor controllers have to employ externally attached EEPROM chips or embedded flash blocks to store control code with the anticipation of frequent updates.
For some designs, however, as development matures, the number of expected code upgrades has decreased to around 5 to 10 times in the life span of the end product. High-density embedded antifuse NVM offering multi-time programmability is a cost-effective alternative to expensive flash-based counterparts.
To satisfy the industry demand for simplified system designs, future trends point to the consolidation of touch screen and display panels and their respective controller ICs. Embedded antifuse NVM plays an integral role in supporting on-chip storage of calibration data to better match the characteristics of individual panel and high-density software code for the touch screen controller.
Related Semiconductor IP
- NVM OTP in Huali (40nm, 28nm)
- NVM OTP in Tower (180nm, 110nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- NVM MTP in Samsung (130nm)
- NVM MTP in GF (180nm, 55nm)
Related White Papers
- Anti-fuse memory provides robust, secure NVM option
- Design Security in Nonvolatile Flash and Antifuse FPGAs
- Embedded NVM adds flexibility to power management designs
- Antifuse memory IP fuels low-power designs
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference