Choosing the right multiprocessor development tools
Embedded.com
Oct 27 2005 (10:46 AM)
While multicore system-on-chip (SoC) devices may be relatively new in the desktop market, the embedded world has been using them for the past decade. There are several advantages to using a multicore device in an embedded application. One reason is power efficiency.
Take the example of mobile handsets, where battery life is an important requirement. Many of these systems are based on dual-core heterogeneous chips containing a microprocessor and a digital signal processor. These heterogeneous multicore devices offer better performance per watt as compared to a DSP or MCU alone. System designers will partition tasks to the DSP and the MCU, letting each processor perform the tasks for which it has been optimally designed.
Programmable multicore system-on-chip (SoC) processors are common in many applications, from wireless handsets to desktop computers and automotive controllers. While there are clear benefits to multicore SoCs in terms of cost, performance and power consumption, the burden is on the embedded software developer to manage the additional complexity of programming and debugging multiple processors. Depending on the system architecture, issues include taking advantage of parallelism, managing interprocessor communication, using embedded operating systems, and coordinating the behavior of multiple processors during a debug session.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Designing an Efficient DSP Solution: Choosing the Right Processor and Software Development Toolchain
- Tools for Test and Debug : Reconfigurable IP requires a flexible software development toolset
- Tools for Test and Debug : Embedded designers face a myriad of multiprocessor challenges
- Optimized system development tools needed for programmable net processors
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience