Boost MCU security AND performance with hardware accelerated crypto
Carlos Betancourt and Greg Turner, Texas Instruments
EETimes (4/11/2012 1:19 AM EDT)
In this Product How-To article, TI’s Carlos Betancourt and Greg Turner describe how the hardware accelerated cryptography modules built in to the company’s ARM-based Sitara processor family can be used to accelerate compute-intensive cryptographic algorithms and offload those tasks from the ARM core which can then devote the additional headroom to performance of real-time deterministic control functions.
In 2010, an estimated 8.6 million households had at least one person who experienced identity theft victimization, according to the Bureau of Justice Statistics. The list of security risks continues to grow when adding hacking, phishing, malware and viruses. In today’s hyper-connected world, the opportunities to be victimized by a scam or theft are a mouse click or a tap on a touch screen away. Important personal and confidential information is placed on the Internet and sent across wireless connections constantly by millions of people every day.
From personal computers to wireless mobile devices and even embedded processors deployed in a myriad of end user applications such as industrial controls, residential automation and home entertainment centers, technology has enhanced user experiences. It has also heightened the issue of security.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Run by Chips, Secured with Chips - Hardware Security with NeoPUF solutions
- Improving performance and security in IoT wearables
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience