MIPI LLI IP
The MIPI LLI controller IP cores are designed to provide MIPI LLI compliant connectivity for a peripheral device. The MIPI Low Latency Interface, MIPI LLI, provides a point-to-point interface between the application processor and modem/baseband processor.
All offers in
MIPI LLI IP
Filter
Compare
5
MIPI LLI IP
from 2 vendors
(1
-
5)
-
MIPI M-PHY G4 Designed For TSMC 28nm HPC+
- Compliant to MIPI Alliance Standard for M-PHY specification Version 4.1
- Supports M-PHY Type-I system
- Support for Clock and Data Recovery Options
-
MIPI M-PHY Designed For GF 28nm
- •Compliant to MIPI Alliance Standard for M-PHY specification Version 3.0
- •Supports high speed data transfer G1A/B, G2A/B and G3A/B with data rates of up to 5830.4 Mbps
- •Supports M-PHY Type-I system
- •Support for reference clock frequencies of 19.2MHz/26MHz/38.4MHz/52MHz
-
MIPI LLI Controller - (Low Latency Interface)
- Compliant with MIPI LLI Rev 1.0 and M-PHY Type 1 Rev 2.0
- Interfaces to on-chip interconnect infrastructure, like AHB or AXI or OCP buses
- Configurable to provide any or all of the following interfaces for the named traffic classes
- Provides AHB/AXI/OCP Slave Interface for PHY Adapter Layer management
-
MIPI LLI Verification IP
- Supports MIPI LLI specification 1.0.
- Support MIPI MPHY Type-I specification
- PHY layer supports MPHY serial, MPHY RMMI (10,20,40 bit) Interface
- PHY layer supports multi lanes, Type-I and all power modes for Mphy
-
MIPI M-PHY Designed For TSMC 28nm
- •Compliant to MIPI Alliance Standard for M-PHY specification Version 3.0
- •Supports high speed data transfer G1A/B, G2A/B and G3A/B with data rates of up to 5830.4 Mbps
- •Supports M-PHY Type-I system
- •Support for reference clock frequencies of 19.2MHz/26MHz/38.4MHz/52MHz
