MIPI PHY IP for SMIC
Welcome to the ultimate MIPI PHY IP for SMIC hub! Explore our vast directory of MIPI PHY IP for SMIC
All offers in
MIPI PHY IP
for SMIC
Filter
Compare
47
MIPI PHY IP
for SMIC
from 7 vendors
(1
-
10)
-
MIPI DPHY-RX
-
Data rate per lane: High-Speed mode 80M~2.5G bps, Low-Power mode 10Mbps
-
Silicon proven in GlobalFoundries 22FDX process
-
Compliant to the MIPI D-PHY spec v1.2
-
Lane type:1 clock + 4 data(D0 is bi-dir)
-
Support for DPHY Ultra Low Power State
-
-
MIPI DPHY-TX - GlobalFoundries 22FDX process
- Data rate per lane: High-Speed mode 80M~2.5G bps, Low-Power mode 10Mbps
- Silicon proven in GlobalFoundries 22FDX process
- Compliant to the MIPI D-PHY spec v1.2
- Support HiSPi-SLVS TX compatible mode
-
MIPI DPHY
- Silicon proven in 22, 28, 55, 110nm from Global Foundries, Samsung and SMIC
- Compliant to the MIPI D-PHY spec v1.1 (SEC28/SMIC55/SMIC110)
- Lane type:1 clock + 4 data, bi-directional
- Built-in self test function
-
MIPI D-PHY DSI RX (Receiver) in SMIC 130nm
- SMIC 130nm
- Consists of 1 Clock lane and 4 Data lanes
- Supporting the MIPI Standard 1.1 for D-PHY
-
MIPI DPHY v1.2 Tx 4 Lanes - SMIC 28PS 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY v1.2 Rx 4 Lanes - SMIC 28PS 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI DPHY Gen2 Bidirectional 4 Lanes - SMIC 28HKMG 1.8V, North/South Poly Orientation
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
-
MIPI M-PHY in SMIC 90LL
- Supports MIPI Standard for M-PHY v3.0.
- Dual-simplex point-to-point interface with ultra low voltage differential signaling
-
MIPI M-PHY in SMIC 130nm
- Complies with MIPI Standard for M-PHY v3.0
- Slew-rate control for EMI reduction
- Supports HS modes GEAR 1-3
-
MIPI M-PHY DigRF Compliant IP
- Complies with MIPI Standard for M-PHY, Draft Specification v0.90.00- r02 and DigRF v4 V1.10.00.0.04
- Dual-simplex point-to-point interface with ultra low voltage differential signaling
- Slew-rate control for EMI reduction
- Supports HS mode (GEAR 1-2, A & B)
