The Innosilicon MIPI D-PHY TX combo LVDS PHY integrates a D-PHY and a LVDS in a single IP core, which provides a MIPI® high speed data plus low-power low speed transmitter that supports data transfer in the bi-directional mode.
The D-PHY is built in with a standard digital interface to talk to any third-party Host controller. Innosilicon LVDS implements the LVDS TIA/EIA protocol. Normally, Innosilicon LVDS contains five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit.This enables a seamless implementation allowing interfaces to D-PHY based sensors. The Innosilicon I/O and ESD are also built-in as one in a rectangular footprint for any configuration. It is optimized for High-speed applications with robust timing and small silicon area.
The D-PHY supports the electrical portion of MIPI D-PHY V1.2 standard, covering all transmission modes (ULP/LP/HS). This IP cost-effectively adds MIPI D-PHY capability to any SoC used in communication and consumer electronics field.
MIPI D-PHY TX COMBO LVDS PHY
Overview
Key Features
- Analog mixed-signal hard-macro HS/LP transmitter solution
- Compliant with MIPI® Alliance Specification for D-PHY V1.2
- Compliant with LVDS IEEE Std1596.3-1996
- Integrated PHY Protocol Interface (PPI) supports interfaces to CSI, DSI and UniPro™ MIPI® protocols
- HS, LP, ULPS, and LVDS modes supported
- 2.5Gbps maximum data transfer rate per lane on D-PHY mode
- 1.2Gbps maximum data transfer rate per lane under LVDS mode
- Asynchronous transfer at low power mode with a bit rate of 10Mbps in D-PHY mode
- Unidirectional and bi-directional modes supported
- Skew-Calibration for D-PHY supported
- ECC and CRC insertion supported
- Automatic termination control for HS and LP modes
- Buffers with tunable On-Die-Termination and advanced equalization
- Embedded bump pads
- Supports PHY BIST logic
Deliverables
- Databook and detailed physical implementation guides for the complete PHY
- Library Exchange Format (LEF) file with pin size and locations
- Gate-level netlist and Standard Delay Format (SDF) Timing file
- Layout Versus Schematic (LVS) flattened netlist in spice format and report
- Encrypted Verilog Models
- GDSII database for foundry merge
- Module integration guidelines
- Silicon validation report (when available)
- Evaluation board (when available)
Technical Specifications
Foundry, Node
GF 22nm
GLOBALFOUNDRIES
In Production:
22nm
Silicon Proven: 22nm
Silicon Proven: 22nm
Related IPs
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Camera MIPI D-PHY v1-1 1.5Gbps / sub-LVDS combo Receiver 4-Lane
- MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- MIPI D-PHY Tx v1.1 ONLY @1.5ghz Ultra Low Power & Low Area for IoT & Wearables
- Globalfoundries 22nm MIPI D-PHY Tx only V1.2@2.5GHz
- Globalfoundries 22nm MIPI D-PHY Tx only V1.1@1.5GHz