M31 eUSB2 PHY IP in TSMC(2nm, 3nm, 4nm, 5nm, 6nm, 7nm)
Overview
Embedded USB2 (eUSB2) is a new generation specification proposed by USB Association that extends USB 2.0 specification and uses 1.2V/1.0V as the interface operating voltage. M31 delivers the IP with an extremely compact area and low power consumption by using a unique hybrid analog/digital architecture. The eUSB2 IP supports not only native mode but also repeater mode, to make the application more flexible.
Key Features
- Fully compliant with Embedded Universal Serial Bus 2.0 (eUSB) electrical specification
- Compliant with UTMI+ specifications (High-speed, Full-speed, and Low-speed functions)
- Support clock inputs from 10/12/25/30/19.2/24/32/38.4MHz clock source
- Support repeater and native modes
- Accessible control signals provide users with specific optimization of critical parameters
Technical Specifications
Foundry, Node
2nm, 3nm, 4nm, 5nm, 6nm, 7nm
TSMC
In Production:
3nm
Silicon Proven: 5nm , 6nm , 7nm
Silicon Proven: 5nm , 6nm , 7nm
Related IPs
- M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-EW
- SD 4.0 UHS-II PHY in TSMC 40LP
- PCIe 3.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm and 40nm)
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 40LP-EW