Xilinx Zynq EPPs: Leibson's Law in action?
Back in 2001, Xilinx introduced the Virtex-II Pro FPGAs based on 130nm process technology. These FPGAs were the first from Xilinx to incorporate a hardened processor core. (Back then, it was a PowerPC core.) Fast forward 10 years. After telegraphing its punch at ESC last spring, Xilinx has just introduced the first four members of its EPP product line named Zynq. “What’s an EPP?” you might ask. It’s an “Extensible Processing Platform,” a new IC category Xilinx hopes to create. Think of an EPP as an embedded processor complex with an attached FPGA fabric. That’s a Xilinx Virtex-II Pro FPGA turned on its head so that the hardened processor complex is the focus of the device and the attached FPGA array is the accelerant. Oh yes, and the 300MHz PowerPC has been replaced with two ARM Cortex-A9 cores running at 800MHz each.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Microprocessor Report publishes extremely interesting comparison of STMicroelectronics SPEAr-1300 and Xilinx Zynq ARM-based, dual core application processors
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Xilinx Zynq UltraScale MPSoC
- Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms