Xilinx Zynq EPPs: Leibson's Law in action?
Back in 2001, Xilinx introduced the Virtex-II Pro FPGAs based on 130nm process technology. These FPGAs were the first from Xilinx to incorporate a hardened processor core. (Back then, it was a PowerPC core.) Fast forward 10 years. After telegraphing its punch at ESC last spring, Xilinx has just introduced the first four members of its EPP product line named Zynq. “What’s an EPP?” you might ask. It’s an “Extensible Processing Platform,” a new IC category Xilinx hopes to create. Think of an EPP as an embedded processor complex with an attached FPGA fabric. That’s a Xilinx Virtex-II Pro FPGA turned on its head so that the hardened processor complex is the focus of the device and the attached FPGA array is the accelerant. Oh yes, and the 300MHz PowerPC has been replaced with two ARM Cortex-A9 cores running at 800MHz each.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Microprocessor Report publishes extremely interesting comparison of STMicroelectronics SPEAr-1300 and Xilinx Zynq ARM-based, dual core application processors
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Xilinx Zynq UltraScale MPSoC
- Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?