Xilinx Zynq EPPs: Leibson's Law in action?
Back in 2001, Xilinx introduced the Virtex-II Pro FPGAs based on 130nm process technology. These FPGAs were the first from Xilinx to incorporate a hardened processor core. (Back then, it was a PowerPC core.) Fast forward 10 years. After telegraphing its punch at ESC last spring, Xilinx has just introduced the first four members of its EPP product line named Zynq. “What’s an EPP?” you might ask. It’s an “Extensible Processing Platform,” a new IC category Xilinx hopes to create. Think of an EPP as an embedded processor complex with an attached FPGA fabric. That’s a Xilinx Virtex-II Pro FPGA turned on its head so that the hardened processor complex is the focus of the device and the attached FPGA array is the accelerant. Oh yes, and the 300MHz PowerPC has been replaced with two ARM Cortex-A9 cores running at 800MHz each.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Microprocessor Report publishes extremely interesting comparison of STMicroelectronics SPEAr-1300 and Xilinx Zynq ARM-based, dual core application processors
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Xilinx Zynq UltraScale MPSoC
- Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview