17M Gates in 8 Months with 2 Designers -- What is Your ROI for Higher-Abstraction Design and Verification?
October 5, 2011
In their presentation at the recent SystemC Japan conference, Renesas Micro Systems, Inc. (RMS) stated 2 SystemC "beginners" completed a 17M gate design in 8 months, achieving first-pass timing closure at 650 MHz targeting 40nm.
Two thoughts came to my mind:
- Wow!
- What is their ROI of migrating from an RTL-driven methodology to a SystemC-driven methodology?
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related Blogs
- Low-Power IC Design: What Is Required for Verification and Debug?
- Why Secure Boot is Your Network’s Best Friend (And What BlackTech Taught Us)
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security