17M Gates in 8 Months with 2 Designers -- What is Your ROI for Higher-Abstraction Design and Verification?
October 5, 2011
In their presentation at the recent SystemC Japan conference, Renesas Micro Systems, Inc. (RMS) stated 2 SystemC "beginners" completed a 17M gate design in 8 months, achieving first-pass timing closure at 650 MHz targeting 40nm.
Two thoughts came to my mind:
- Wow!
- What is their ROI of migrating from an RTL-driven methodology to a SystemC-driven methodology?
To read the full article, click here
Related Semiconductor IP
- Embedded Hardware Security Module for Automotive and Advanced Applications
- Hardware Security Module
- Voltage Detector
- Power Switch
- Low Dropout Regulator (LDO)
Related Blogs
- Low-Power IC Design: What Is Required for Verification and Debug?
- Why Secure Boot is Your Network’s Best Friend (And What BlackTech Taught Us)
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Introducing Next-Generation Verdi Platform for AI-Driven Debug and Verification Management
Latest Blogs
- RISC-V Processor Design - Free YouTube Course by Maven Silicon
- Why Secure Boot is Your Network’s Best Friend (And What BlackTech Taught Us)
- How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
- Future of PQC on OpenTitan
- HiFive Premier P550 Development Boards with Ubuntu Now Available—With Great Reviews and a Lower Price