No, TSMC 28 nm is not late—they are on the record
August 17, 2009
Apparently there was some debate last week about whether TSMC's 28 nm process was still on schedule. I missed out on the argument, but as fallout I received a quick briefing from the company's Advanced Technology Group senior director BJ Woo. She assured me, in considerable detail, that rumors of a schedule slip were incorrect. "There has been no change in schedule on either the silicon-gate or the high-k/metal-gate version of the process," she said.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- 28 nm - The Last Node of Moore's Law
- TSMC 28nm Beats Q1 2012 Expectations!
- TSMC Gets 28nm Yield Up Over 80%
- TSMC 28nm Update Q3 2012!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?