The day I designed my own mobile SoC
June 12, 2014
A few weeks ago I was working on this blog article, trying to figure out how to best represent our products visually. After I completed the work and was on my lunch break, a question came to mind: if I were building my own mobile application processor, what it would look like? The answer lies in the diagram below; please read on for the reasoning behind my choices.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- Shifting the Mobile & Wearable Market -- SoC vs. SiP
- T&VS delivers Emulation and Validation services for Mobile SoC
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms