Synopsys tunes back-end tools for DAC
June 15, 2010
Synopsys starts this year’s Design Automation Conference with a series of product announcements that individually represent incremental advances on some existing back-end tools, but taken together-especially in light of recent releases from other vendors-suggest an important shift in direction for the practice of SoC design. In all, the company announced enhancements to four products: PrimeTime, Liberty NCX, Nanotime, and Raphael.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Are there any FPGA tool developers out there?
- FPGA design tool vendor GateRocket has ceased operations
- Time to rethink EDA flows and tool infrastructure
- EDA Tool Chain Too Complex
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview