Synopsys tunes back-end tools for DAC
June 15, 2010
Synopsys starts this year’s Design Automation Conference with a series of product announcements that individually represent incremental advances on some existing back-end tools, but taken together-especially in light of recent releases from other vendors-suggest an important shift in direction for the practice of SoC design. In all, the company announced enhancements to four products: PrimeTime, Liberty NCX, Nanotime, and Raphael.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- Are there any FPGA tool developers out there?
- FPGA design tool vendor GateRocket has ceased operations
- Time to rethink EDA flows and tool infrastructure
- EDA Tool Chain Too Complex
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms