Synopsys tunes back-end tools for DAC
June 15, 2010
Synopsys starts this year’s Design Automation Conference with a series of product announcements that individually represent incremental advances on some existing back-end tools, but taken together-especially in light of recent releases from other vendors-suggest an important shift in direction for the practice of SoC design. In all, the company announced enhancements to four products: PrimeTime, Liberty NCX, Nanotime, and Raphael.
To read the full article, click here
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related Blogs
- Are there any FPGA tool developers out there?
- FPGA design tool vendor GateRocket has ceased operations
- Time to rethink EDA flows and tool infrastructure
- EDA Tool Chain Too Complex