Synopsys tunes back-end tools for DAC
June 15, 2010
Synopsys starts this year’s Design Automation Conference with a series of product announcements that individually represent incremental advances on some existing back-end tools, but taken together-especially in light of recent releases from other vendors-suggest an important shift in direction for the practice of SoC design. In all, the company announced enhancements to four products: PrimeTime, Liberty NCX, Nanotime, and Raphael.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Are there any FPGA tool developers out there?
- FPGA design tool vendor GateRocket has ceased operations
- Time to rethink EDA flows and tool infrastructure
- EDA Tool Chain Too Complex
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?