Software signoff again
What do you think the dominant design paradigm for electronic systems is going to be going forward?
As I’ve said before, I believe that it is going to be taking software, probably written in C and C++, and synthesizing parts of it into FPGAs and compiling the rest into binary to run on processors in the FPGA. This is what I’ve been calling software signoff for a long time. It’s more than just the software necessary to run on the FPGA or SoC. It is signing off hardware that co-optimizes the software. The idea that conceptually we need to get the software that specifies the system right, and then hardware design is just creating a silicon fabric (SoC or FPGA) which is able to run the software high enough performance and at low enough power (because otherwise why bother to do anything other than simply execute it). Power, performance and price, the 3Ps again.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Open ARM-wrestling in FPGAs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview