Motor Control IC vs Motor Control IP
System level design is in the air. This is also true for motor control applications.
Up to now, this blog has mainly focused on commenting third-party articles relating to FPGA as a chip for embedded system development in power electronics applications, mostly for motor control. Unfortunately, most of those third-party articles have been written with an ”old” chip thinking comparing FPGA solely as another alternative to COTS DSP and MCUs. From a certain point of view this is completely understandable: those articles have been written by motor control people who have been using DSP since the last 15 years. Since the 90s, digital motor control embedded system design has been roughly the following: buy a DSP chip + plug it with other components on a PCB + program the DSP + plug your motor and check how is the motor running. Why it shouldn’t be the same with FPGAs in 2010 ?
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Why FPGAs are better than DSPs for Motor Control ?
- FPGA-based motor control - A Review of 2010
- Understanding PCIe 6.0 Shared Flow Control
- Flow Control Credit Updates in PCIe 6.1 ECN
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?