Four questions about Moore's Law, 28nm and the future of IP design
August 5, 2014
A few weeks ago Brian Bailey, the well-known technology editor for EDA at Semiconductor Engineering, kindly asked me to provide some comments in relation to a set of very interesting questions on the fate of Moore’s Law and the adoption of sub-20nm process nodes. You can find a selection of my answers, alongside opinions and thoughts from a slew of industry experts, in his recently published comprehensive article: Moore’s Law Tail No Longer Wagging The Dog. I wouldlike to thank Brian for this opportunity and look forward to more articles from him on this topic; if you’re interested in my opinions on IP development in the context of Moore’s Law, please find my answers in full below.
To read the full article, click here
Related Blogs
- Navigating the challenges of manual IP design migrations
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Moore's Law and 28nm Yield
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms