MIPS loves Tensilica. What?
December 18, 2009
OK, what is going on in that royal family of silicon intellectual property, the CPU cores? For years industry giant ARM has been accumulating IP products: everything from graphics and DSP engines to bus interfaces and cell libraries. Then in August, expanding IP vendor Virage Logic formed a smaller mirror image of ARM by acquiring CPU IP vendor ARC International. But this week brought the last straw: bitter competitors MIPS and Tensilica sent out a joint press release. And no, neither company is either acquiring or suing the other. They are working together.
To read the full article, click here
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol