IP Cannot be an Efficient Abstraction Level Without SystemC!
EDN recently featured a lengthy article entitled "SOCs: IP is the new abstraction. Reusable IP, not system-level language, has become the new level of abstraction."
The point of view is that SoC design now is such a large undertaking that the best way to efficiently design one is to assemble IP from various sources into a platform, differentiate with software, and swap in different IP for derivative designs that target different requirements.
It all makes sense. However, where it goes wrong is in saying that SystemC has not delivered the next level of abstraction after RTL. This IP re-use and assembly vision does not work very efficiently unless the IP is developed in SystemC transaction-level modeling (TLM). Designing blocks in RTL would work in this vision, but it would be very inefficient, blunting many of the benefits. This is why many corporate design re-use initiatives have stalled, because of the significant amount of overhead required to re-use RTL.
To read the full article, click here
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related Blogs
- Quantum Safe IP: Hardware Level Security for the Quantum Computing Era
- Tips on Using e Macros to Raise Abstraction and Facilitate Reuse
- Automation without abstraction is like a bicycle without pedals
- IP-SoC trip report (part II): system level mantra
Latest Blogs
- Arm Compute Platform at the Heart of Malaysia’s Silicon Vision
- IEEE 802.1ASdm-2024 Becomes an IEEE Standard – Advancing Time-Sensitive Networking
- Introducing the MIPS Atlas Portfolio for Physical AI
- Real-Time Intelligence for Physical AI at the Edge
- Moving the World with MIPS M8500 Real-Time Compute Solutions