Heard at DAC: is IP integration the real high-level design?
In the continuing debate over system-level design, one seemingly important aspect of the question is often overlooked. Using a dialect of C to model an SoC at behavioral level and then synthesizing the model into RTL is not the only possible way to increase the level of abstraction at the beginning of the design process. For many design teams the most important abstraction is encapsulated IP-treating blocks of IP, often from third parties, as nearly black-box representations of functions during the design flow.
Heavy IP reuse can substantially alter the design flow, changing it from a process of successively recreating the system at decreasing levels of abstraction to a process of integrating an assembly of functions based on rather limited information about their implementation. So it is not surprising that the challenge of IP integration and its relationship to system-level design became recurring themes in the Management Day track and its concluding panel at the Design Automation Conference last week.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
- Design IP Sales Grew 19.4% in 2021, confirm 2016-2021 CAGR of 9.8%
- Reduce Integration Risks for High-Speed Applications with PCIe 5.0-Compliant Synopsys IP
- Design IP Sales Grew 20.2% in 2022 after 19.4% in 2021 and 16.7% in 2020!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?