Interview with Lip-bu Tan, Part 2: Energizing the Electronics Industry
September 11, 2013
My colleague, Richard Goering, and I spent time with Cadence CEO Lip-Bu Tan to get his thoughts on the company, on the EDA industry and electronics business, and design trends in general. In part 1 of our coverage, Tan talks about the company's evolution, its burgeoning IP business, and its acquisition strategy.
Here, in part 2, Tan addresses larger industry issues. Specifically, how do we energize semiconductor design to attract the next generation of engineering students, and how do we grow the global TAM and increase value all the way along the design chain?
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- DAC Vision from Cadence's Lip-Bu Tan
- One-on-One with Lip-Bu Tan
- AI Hardware Summit Event Recap: Interview with Steven Woo
- From vision to reality in RISC-V: Interview with Karel Masarik
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?