Heterogeneous asymmetric multicore processing for always-connected design challenges
A mixed environment system is one where a multicore system runs a combination of a real-time operating system and a feature-rich operating system. It’s not a new concept, and there are many examples of products in the industry today, particularly in automotive and high-end industrial. These devices are feature-rich and highly user-interactive, but must respond quickly and reliably to system level events that are driving critical operation of the device.
After presenting earlier this month on the topic at ARM TechCon, I was energized to see the level of interest in heterogeneous processing for mixed environment use cases. What’s new is that the underlying hardware architecture for a mixed environment use case, if implemented correctly, can now be used to solve new design challenges like improving energy efficiency of devices that need to stay connected and provide continuous monitoring of environmental inputs. The device itself does not need to be in a high level state of operation because it is essentially just maintaining a network connection (Wi-Fi, Bluetooth, others), processing sensor inputs and is not required to perform heavy processing. But the device must also be able to quickly elevate to a higher state of processing when needed.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Asymmetric Multiprocessing with Heterogeneous Architectures: Use the Best Core for the Job
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- Navigating the challenges of manual IP design migrations
- Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?