Exploring the Fault Tolerance of LEON3FT SoCs on CertusPro-NX FPGAs
In this blog post we focus on the integration of the LEON3FT fault-tolerant processor on the CertusPro-NX FPGA, which is functionally equivalent to the CertusPro-NX-RT, a radiation-tolerant FPGA provided by Frontgrade. This system has been rigorously tested under radiation to simulate the harsh conditions of space. The findings demonstrate the reliability and robustness of the platform. The technical paper detailing this research has been presented at the RADECS 2024 conference and will soon be available in IEEE Xplore.
A Look at the Test Setup
The system under test was a LEON3FT-based System-on-Chip (SoC) implemented on the CertusPro-NX FPGA, a device built using 28nm Fully Depleted Silicon-On-Insulator (FDSOI) technology. The combination of FDSOI’s inherent radiation tolerance and LEON3FT fault tolerant processor design makes this an attractive solution for applications where radiation resilience and low power consumption are key. The test was conducted using the proton beam at the Paul Scherrer Institute’s (PSI) Proton Irradiation Facility (PIF), evaluating the system’s response to radiation-induced Single Event Effects (SEE) across various energy levels.
The FPGA design was based on a LEON3FT processor and the GRLIB library. Several peripherals are included, such as two SpaceWire links. The design was iterated to target low-power and high-performance modes to assess the system’s behavior under both conditions. The testing aimed to evaluate the configuration memory (CRAM) of the FPGA, protected by an on-chip scrubber, and the SRAM user memories, whose protection is instead managed by the LEON3FT SoC’s fault tolerance features.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Exploring the Security Framework of RISC-V Architecture in Modern SoCs
- The Importance of Memory Architecture for AI SoCs
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- The Evolving Role of Layout-Versus-Schematic (LVS) Checking for Modern SoCs
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview