Ideas from ISQED: how Denali beats verification bloat
The International Symposium on Quality Electronic Design is one of those almost quirky small conferences so rich in surprises that it always seems to be worth the time. The organizers clearly interpret the conference theme freely, so topics range from verification to fault- or variation-tolerant design to conceptual subjects like defining architectural quality.
One of this morning's keynotes was of particular interest to SoC design teams. Denali CTO and CFO—surely one of the most interesting titles in the industry—Mark Gogolewski spoke on dealing with the cost of verification. Gogolewski opened with a powerful generalization: "The cost of quality is creating havoc in the industry." He went on to document his claim, and to offer by way of solution a recent design experience at Denali. Remarkably for keynotes, Gogolewski's solution didn't involve licensing anything from Denali.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- SSD Interfaces and Performance Effects
- What’s on the Horizon for NAND and DRAM?
- DDR3/DDR2 price crossover reached
- Apple iPad: no LPDDR2?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?