ARM Compiler 6: Simplifying functional safety all the way to autonomous driving systems
At one level or another, we’re all excited about smarter, more autonomous cars. Some of us want completely autonomous vehicles right now (“Home, James!”); others just want their cars do take over the drudge work, especially in traffic or cities on the daily commute.
It’s coming. Expanding innovations in advanced driver assistance systems (ADAS) and autonomous driving are transforming the way we drive our cars and, frankly, how we think about buying new cars. To keep up with user demands for more features and functionality, automakers are tackling new challenges with respect to computational performance and time-to-market while ensuring functional safety requirements are prioritized. After all, no matter how excited you are, when you surrender control to your car, you want complete confidence in its abilities. That peace of mind stretches all the way back to the teams who built it and its subsystems.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- C and C++ update for ARM Compiler 6
- Defacto SoC Compiler performance on AWS Graviton3
- Arm Compilers and Performance Libraries for HPC developers now available for free
- Arm-based Cloud Instances Outperform x86 Instances by up to 64% on VP9 Encoding
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?