PCI Express IP for TSMC
Welcome to the ultimate PCI Express IP for TSMC hub! Explore our vast directory of PCI Express IP for TSMC
All offers in
PCI Express IP
for TSMC
Filter
Compare
46
PCI Express IP
for TSMC
from 12 vendors
(1
-
10)
-
PCIe 5.0 PHY IP for Storage and High-Bandwidth Connection
- Fully compliant with PCI Express Base 5.0 electrical specifications
- Compliant with PIPE5.2 (PCIe) specification
- Supports all power-saving modes (P0, P0s, P1, and P2) defined in PIPE4.4.1 spec
-
PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- Supports 2.5Gb/s serial data rate
- Utilizes 8-bit or 16-bit parallel interface to transmit and receive PCI Express data
- Full Support for Auxiliary Power (Vaux) for Energy aware systems like Multi-Port Host Controllers
- Data and clock recovery from serial stream on the PCI Express bus
-
PCIe Gen2 PHY
- PCI Express Gen 2 and Gen 1 compliant
- Supports various PCI Express modes and extensions
- Programmable amplitude and pre-emphasis
- Programmable receiver equalization
-
PCIe Gen3 PHY
- Low Risk - Silicon proven with Si characterization data
- Excellent Interoperability
- Superior Noise Immunity
-
High Performance, Low Latency PCIe Gen5 PHY
- 8 lane PCIe 32/16/8/5/2.5 Gbps per lane
- Tight skew control of less than 1UI between lanes of the PMA
-
PCI Express Gen 1/2/3/4 Phy
- TSMC advanced 16 nm FFC CMOS process
- Available in 1X, 4X, 8X, and 16X configuration
-
PCIe 3.0, 2.1, 1.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support
- Complies with the PCI Express® Base 3.0 Specification, rev.3.1
- Supports Endpoint, Root-Port, Dual-Role, Switch configurations
- Supports x16, x8, x4, x2, x1 at Gen3, Gen2, Gen1 speeds
- Implements one Virtual Channel
-
PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface
- PCIe Interface
-
PCI Express Gen 1/Gen 2 Phy
- 2.5/5.0 Gbps per lane interface optimized for PCI Express applications
- Conforms to PCI Express Specification 1.0a, 1.1 and 2.0
- PIPE compliant parallel interface
-
PCIe 6.0 PHY in TSMC (N6, N5, N4P, N3P, N3E)
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 6.0, encoding, backchannel initialization
- Supports PCIe Lane Margining at Receiver
- Spread-spectrum clocking (SSC)