IP Catalog > Foundries > Samsung > Interface IP > Interconnect IP > PCI IP > PCI Express IP

PCI Express IP for Samsung

Welcome to the ultimate PCI Express IP for Samsung hub! Explore our vast directory of PCI Express IP for Samsung
All offers in PCI Express IP for Samsung
Filter
Filter

Login required.

Sign in

Search (33)
Compare 33 PCI Express IP for Samsung from 4 vendors (1 - 10)
  • PCIe 6.0 PHY, SS SF5A x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, SS SF5A x4, North/South (vertical) poly orientation
  • PCIe 6.0 PHY, SS SF5A x1, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, SS SF5A x1, North/South (vertical) poly orientation
  • PCIe 6.0 PHY, SS SF4X x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, SS SF4X x4, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS SF5A x4, North/South (vertical) poly orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF5A x4, North/South (vertical) poly orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
  • PCIe 5.0 PHY, SS SF5A x2, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF5A x2, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS SF5 x4, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF5 x4, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS SF5 x1, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF5 x1, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS SF4X x4, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF4X x4, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS SF4X x2, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS SF4X x2, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, SS8LPU x4, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, SS8LPU x4, North/South (vertical) poly orientation
×
Semiconductor IP