HDMI2.0 TX PHY

Innosilicon HDMI TX IP is designed for transmitting video and audio data from a video source device to a display device, which is compatible with HDMI2.0 and HDMI1.4 specifications.
Innosilicon HDMI TX IP consists of the digital logic and the physical layer.
? The digital logic receives parallel encoded data including video, audio, synchronous signals and control signals from controller. It outputs these data to physical layer with further process.
? The physical layer contains 1 clock channel, 3 data channels, PLL, and bias circuit. The clock channel transmits clock signal up to 340MHz to receiver. Each data channel consists of serializer and driver. The serializer converts the parallel input data to 1-bit high speed serial stream and the driver converts the digital serial data to low swing differential signals with typical DC-coupled connection. The data rate is up to 6Gbps per channel. PLL generates the clocks required by clock channel, data channels and the digital logic. The bias circuit generates voltage and current reference.
Innosilicon HDMI TX IP offers reliable implementation for HDMI interface, which can be integrated in the SoC used in multimedia device.