The 5V General Purpose I/O libraries provide bidirectional I/O, analog I/O, and a full complement of I/O power, core power, and analog power cells along with the necessary support cells to construct a complete pad ring. The ability to isolate multiple power domains in the same pad ring is supported. These programmable I/O’s give the system designer the flexibility to design to a wide range of performance targets.
5V Programmable GPIO
Overview
Key Features
- • High performance, programmable general purpose I/O cells.
- • Inline and staggered CUP wire bond implementations with flip chip option
- • Power supply sequencing independent design with Power-On Control
- • Robust ESD Protection
- o 2KV ESD Human Body Model (HBM)
- ? Compliant with JEDEC specification JS-001-2012 (April 2012)
- o 200 V ESD Machine Model (MM)
- ? Compliant with JEDEC specification JESD22-A115C (November 2010)
- o 500 V ESD Charge Device Model (CDM)
- ? Compliant with JESD22-C101E (December 2009)
- • Latch-up Immunity
- o Compliant with JESD78D (November 2011)
- o Tested using I-Test criteria of ±100mA at maximum ambient temperature of +125°C.
Deliverables
- a. Physical abstract in LEF format (.lef)
- b. Timing models in Synopsys Liberty formats (.lib and .db)
- c. Calibre compatible LVS netlist in CDL format (.cdl)
- d. GDSII stream (.gds)
- e. Behavioral Verilog (.v)
- f. Layout Parasitic Extraction (LPE) SPICE netlist (.spice)
- g. Databook (.pdf)
- h. Library User Guide - ESD Guidelines (.pdf)
Technical Specifications
Foundry, Node
GLOBALFOUNDRIES 55nm
Maturity
Silicon Proven
Availability
Available Now
GLOBALFOUNDRIES
Silicon Proven:
55nm
LPX
Related IPs
- 2.5V 5V Tolerant GPIO Staggered IO Pad Set
- 2.5V 5V Tolerant GPIO Inline IO Pad Set
- 1.8V/3.3V Switchable GPIO with 5V I2C Open Drain and Analog Cells in Samsung 11nm
- A 65nm/55nm Wirebond IO Library with 1.2V to 3.3V GPIO and 5V ODIO
- 8Kx16 Bits OTP (One-Time Programmable) IP, DB HiTek AN180 1.8V / 5V Process
- 5V FSGPIO, 5V GPIO, 5V GPI, 5V ODIOy in DB HiTek 130nm