TSMC risk production: what does it mean for 28nm?
August 27, 2009
A while ago we talked with TSMC's BJ Woo about the schedule on the company's 28nm process. During that conversation, Woo said, and we duly repeated, that the 28nm risk production used the SRAM vehicle. After some questions from readers, it became clear that this needed a little clarification. So yesterday we spoke with TSMC VP of R/D Jack Sun on the subject.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- TSMC absolutely did NOT halt 28nm production!
- TSMC 28nm Beats Q1 2012 Expectations!
- TSMC Gets 28nm Yield Up Over 80%
- TSMC 28nm Update Q3 2012!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?