New Technologies for the Arm A-Profile Architecture
This month, Arm is making available early technical details of two significant new technologies for its A-Profile architecture, both of which are designed to enhance the performance and scalability of parallel software. These new technologies are the Scalable Vector Extension version two (SVE2) and the Transactional Memory Extension (TME).
The purpose of this early disclosure is to inform and enable the OS and tools developer ecosystems, so that support will be widely available by the time CPUs, which deploy these new technologies, become available.
SVE2 allows a wider range of software to benefit from the advanced, scalable SIMD vector technology of the original SVE architecture, announced in 2017. TME allows certain classes of multi-threaded software to be scaled more easily, from running on a few CPU cores to running on many hundreds of cores.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related Blogs
- Arm GPUs built on new 5th Generation GPU architecture to redefine visual computing
- Arm A-Profile Architecture Developments 2023
- Introducing Cortex-M52: Bringing Arm's AI-optimized Helium architecture to the smallest IoT devices
- The Importance of Memory Architecture for AI SoCs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?