New Technologies for the Arm A-Profile Architecture
This month, Arm is making available early technical details of two significant new technologies for its A-Profile architecture, both of which are designed to enhance the performance and scalability of parallel software. These new technologies are the Scalable Vector Extension version two (SVE2) and the Transactional Memory Extension (TME).
The purpose of this early disclosure is to inform and enable the OS and tools developer ecosystems, so that support will be widely available by the time CPUs, which deploy these new technologies, become available.
SVE2 allows a wider range of software to benefit from the advanced, scalable SIMD vector technology of the original SVE architecture, announced in 2017. TME allows certain classes of multi-threaded software to be scaled more easily, from running on a few CPU cores to running on many hundreds of cores.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Arm GPUs built on new 5th Generation GPU architecture to redefine visual computing
- Arm A-Profile Architecture Developments 2023
- Introducing Cortex-M52: Bringing Arm's AI-optimized Helium architecture to the smallest IoT devices
- The Importance of Memory Architecture for AI SoCs
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits