Heard at DAC: Management panel debates how to organize a global design team
June 21, 2010
The panel discussion at the conclusion of the Management Day at the Design Automation Conference this week began with a hard look at the way design and verification teams are organized. Asked for a solution to the growing resource crunch on teams, Ken Wagner, vice president of engineering in the Communications Products Division of PMC Sierra asked for people-but people with the right skills, located in the right places. He cited his experience in trying to build a 24/7 global design team.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Divide & Conquer: Dispersed global design teams need NoC fabric IP
- The Arm Ecosystem: More than Just an Ecosystem, it's Oxygen for SoC Design Teams
- CoreHW Develops 80GHz mmWave PLL with Synopsys RFIC Design Flow on GlobalFoundries 22FDX Technology
- TSMC Versus Global Foundries
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?