EDAC forecast panel
February 24, 2010
The annual EDAC CEO forecast meeting was last week. For a change, Synopsys had just reported their results earlier and so were not in their quiet period. Unfortunately, Wally had just entered his quiet period so, as he put it, he was only allowed to talk about the past.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Silicon IP has taken over CAE in EDAC results... showing how bad have been analyst in forecasting the IP market!
- 2010 Semiconductor Forecast
- Global semicon sales forecast estimates based on Cowan’s LRA model
- iSuppli raises 2010 foundry forecast; interesting lessons to learn for India from China’s story!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?