Are FPGAs ready for "Prime Time"?
We generally associate Prime Time as the period from 8:00 PM to 11:00 PM where most viewers are glued to the television set each night. We also associate it with the time when a product is ready for the masses. There is discussion brewing regarding this very point about FPGAs.
The conversation is going on over at www.eet.com in the wake of a blog post by our friend Brian Bailey. Brian's original post, which has some great points, basically questioned whether FPGAs will ever become as ubiquitous as microprocrossors (and if not, why). He looked at a variety of issues, including software development challenges, verification, and tool support. His post inspired a good number of responses from people with their own opinions on the state of FPGAs, and why they are different than 'mainstream' processor design.
To read the full article, click here
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
Related Blogs
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- Why FPGAs are better than DSPs for Motor Control ?
- What are you ready to mobilize for FPGA debug?
- Chiplet: Are You Ready For Next Semiconductor Revolution?