AMBA moves forward with major revisions to AXI and CHI specifications
October 17, 2019
We are pleased to announce two major revisions of the AMBA specifications: Issue G of the AMBA AXI and ACE Protocol Specification and Issue D of the AMBA CHI (Coherent Hub Interface) Architecture Specification. These releases are part of the existing fifth generation of AMBA (AMBA 5) and extend the successful and widely adopted AXI and CHI interfaces. They introduce the support for key Arm Architecture features and a series of performance and transaction improvements that are aligned with the requirements for the next generation of system on chips (SoCs).
This blog post gives an overview of some of the functionality introduced in the new releases of the AXI and CHI specifications.
To read the full article, click here
Related Semiconductor IP
- AMBA AXI - Validates AXI interface functionality, performance, and compliance
- AMBA AXI STREAM Verification IP
- Simulation VIP for AMBA AXI
- AMBA AXI STREAM Verification IP
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
Related Blogs
- Why do I need an AMBA 5 CHI Memory Controller?
- Debug of AMBA AXI Outstanding Transactions
- AMBA AXI Exclusive Access De-mystified
- Introducing new AMBA 5 CHI protocol enhancements
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms