VESA DSC IP
Welcome to the ultimate VESA DSC IP hub! Explore our vast directory of VESA DSC IP
All offers in
VESA DSC IP
Filter
Compare
25
VESA DSC IP
from 9 vendors
(1
-
10)
-
VESA DSC 1.2b Decoder IP Core for Xilinx FPGAs
- VESA Display Stream Compression (DSC) 1.2a compliant
- Supports all DSC 1.2a mandatory and optional encoding mechanisms
-
VESA DSC 1.2b Encoder for Xilinx FPGAs
- VESA Display Stream Compression (DSC) 1.2a compliant
- Supports all DSC 1.2a mandatory and optional encoding mechanisms
-
VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
- Complete DisplayPort™ 1.4 Receiver solution with support for VESA Display Stream Compression (DSC)
-
ASIL-B Ready ISO 26262 Certified VESA DSC (Display Stream Compression) 1.1 Encoder
- VESA DSC 1.1 compliant
- Supports all DSC 1.1 mandatory encoding mechanisms
- Configurable maximum display resolution
-
VESA DSC (Display Stream Compression) 1.2b Video Decoder
- VESA DSC 1.2 compliant
- Supports all DSC 1.2 mandatory encoding mechanisms
-
VESA DSC (Display Stream Compression) 1.2b Video Encoder
- VESA DSC 1.2 compliant
- Supports all DSC 1.2 mandatory encoding mechanisms
-
VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
- VESA DisplayPort 1.4 compliant
- Reed-Solomon (254,250) FEC, 10-bit symbols
-
VESA DisplayPort 1.4 Forward Error Correction (FEC) Receiver
- VESA DisplayPort 1.4 compliant
- Reed-Solomon (254,250) FEC, 10-bit symbols
- Two-way interleaving for 1-, 2-, and 4-lane modes (4-lane mode requires 2 FEC IP core instances)
-
VESA Display Stream Compression (DSC) IP Core
- Supports Versions 1.1, 1.2 and 1.2a
- Supports RGB and YCbCr color spaces
- 1-to-8 slice support
-
Display Stream Compression (DSC 1.2) Encoder
- VESA DSC 1.2 Compliant
- Capable of encoding up to 4K video at 30fps in FPGA and ASIC
- 8K compression available for select applications