MIPI M-PHY IP
Welcome to the ultimate MIPI M-PHY IP hub! Explore our vast directory of MIPI M-PHY IP
All offers in
MIPI M-PHY IP
Filter
Compare
44
MIPI M-PHY IP
from 9 vendors
(1
-
10)
-
MIPI M-PHY G4 Designed For TSMC 28nm HPC+
- Compliant to MIPI Alliance Standard for M-PHY specification Version 4.1
- Supports M-PHY Type-I system
- Support for Clock and Data Recovery Options
-
MIPI M-PHY - TSMC 40nm
- Compliant to MIPI Alliance Standard for M-PHY specification Version 3.0
- •Supports high speed data transfer G1A/B, G2A/B and G3A/B with data rates of up to 5830.4 Mbps
- •Supports M-PHY Type-I system
- •Support for reference clock frequencies of 19.2MHz/26MHz/38.4MHz/52MHz
-
MIPI M-PHY HS-G4 IP (M-PHY v4.1) in TSMC 40G
- Supports MIPI® Alliance Specification for M- PHY® Version 4.1.
- Dual-simplex point-to-point interface with ultra-low voltage differential signaling.
- Slew-rate control for EMI reduction.
-
1.8V/3.3V Switchable GPIO With 5V I2C Open - Drain & Analog Cells in Samsung 11nm LPP
- Multi-voltage 1.8V / 3.3V switchable operation
- 4 selectable drive strengths (25-235 MHz @ 1.8V, 10pF
- Full-speed output enable
-
MIPI 4.1 M-PHY HS Gear 4
- Supports high speed data transfer G4A/B and backward compatible
- Multi-lane compatible
- Supports 4 reference clocks as per MIPI 4.1 specification
-
MIPI M-PHY Designed For GF 28nm
- •Compliant to MIPI Alliance Standard for M-PHY specification Version 3.0
- •Supports high speed data transfer G1A/B, G2A/B and G3A/B with data rates of up to 5830.4 Mbps
- •Supports M-PHY Type-I system
- •Support for reference clock frequencies of 19.2MHz/26MHz/38.4MHz/52MHz
-
UFS 3.0 Host Controller compatible with M-PHY 4.0 and UniPro 1.8
- UFS 3.0 Host and Device configurations available
- Complete UFS 3.0 hardware implementation
- Interop-proven UniPro 1.8 link layer
-
UFS 2.1 Device Controller compatible with MIPI M-PHY 3.1 and UniPro 1.6
- Compliant with JESD220B UFS 2.0
- MIPI UniPro version 1.6
- High-performance M-PHY v3.0 type 1
-
UFS 2.1 Host Controller compatible with M-PHY 3.1 and UniPro 1.6
- JEDEC UFS 2.0 and UFS HCI 2.0 Compliant
- Supports high performance M-PHY v3.0 type-1
- 2 lanes @ 5.9 Gbps per lane
-
MIPI M-PHY v4.1 IP, Silicon Proven in TSMC 55 ULP
- Compatible with PCIe base Specification
- Full compatible with PIPE3.0 interface specification
- Independent channel power down control
- Implemented Receiver equalization Adaptive-CTLE to compensate insertion loss
