DDR4 PHY IP for TSMC
Welcome to the ultimate DDR4 PHY IP for TSMC hub! Explore our vast directory of DDR4 PHY IP for TSMC
All offers in
DDR4 PHY IP
for TSMC
Filter
Compare
4
DDR4 PHY IP
for TSMC
from 2 vendors
(1
-
4)
-
DDR4/3L PHY for TSMC
- Application optimized configurations for fast time to delivery and lower risk
- Memory controller interface complies with DFI standards up to 5.1
- Internal and external datapath loop-back modes
- Per-bit deskew on read and write datapath
-
Denali High-Speed DDR PHY for TSMC 22ULP
- LPDDR4/LPDDR3/DDR4/DDR3/DDR3L training with write-leveling and data-eye training
- I/O pads with impedance calibration logic and data retention capability
- Optional clock gating available for low-power control
- Multiple PLLs for maximum system margin
-
SDRAM LPDDR5/4x/4/3/2 Host Controller & PHY - TSMC 16nm 16FFC,FF
- DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- Built-in Gate Training, Read/Write Leveling, and VREF Training
- Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
-
SDRAM DDRx & LPDDR4x Host Controller & PHY - TSMC 12nm 12FFC,FFC+
- + DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
- + Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
- + Built-in Gate Training, Read/Write Leveling, and VREF Training
- + Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface