MIPI CSI-2 IP for TSMC
Welcome to the ultimate MIPI CSI-2 IP for TSMC hub! Explore our vast directory of MIPI CSI-2 IP for TSMC
All offers in
MIPI CSI-2 IP
for TSMC
Filter
Compare
32
MIPI CSI-2 IP
for TSMC
from 3 vendors
(1
-
10)
-
MIPI C-PHY/D-PHY Combo RX+ IP 4.5Gsps/4.5Gbps in TSMC N5
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI C-PHY/D-PHY Combo RX IP 4.5Gsps/4.5Gbps in TSMC N7
- Dual mode PHY Supports MIPI Alliance Specification D-PHYv2.5 & C-PHYv2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHYmode
-
MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 28HPM
- Consists of 1 Clock lane and 2 Data lanes
- Complies with MIPI Standard 1.1 for D-PHY
- Supports both high speed and lowpower modes
-
MIPI D-PHY CSI-2 RX+ IP in TSMC 28HPC+ for Automotive Applications
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Consists of 1 Clock lane and 2 Data lanes
- Embedded, high performance, and highly programmable PLL
-
MIPI D-PHY CSI-2 TX (Transmitter) in GlobalFoundries 22FDX
- Consists of 1 Clock lane and up to 4 Data lanes
- Supports MIPI Alliance Specification for D-PHY Version 2.1
-
MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+
- Supports MIPI Specification for D-PHY Version 2.1
- Consists of 1 Clock lane and 4 Data lanes
- Supports both high speed and low-power modes
- 80 Mbps to 2.5 Gbps data rate in high speed mode
-
MIPI D-PHY Universal IP in TSMC 16FFC for Automotive
- Supports MIPI® Specification for D-PHY Version 1.2.
- Optimized for Automotive applications.
- Fully functional -40°C to 150°C Tj.
-
MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 40LP
- Consists of 1 Clock lane and 2 Data lanes
- Supports the MIPI Standard 1.1 for D-PHY
- Supports both high speed and low-power modes
- 80 Mbps to 1.5Gbps data rate in high speed mode
-
MIPI D-PHY CSI-2 RX+ (Receiver) IP in UMC 40ULP
- Consists of 1 Clock lane and 4 Data lanes.
- Supports MIPI Alliance Specification for D-PHY Version 2.1
- Supports both high speed and low-power modes.
-
MIPI D-PHY Universal IP in TSMC 40ULP
- Consists of 1 Clock lane and up to 2 Data lanes.
- Supports MIPI® Alliance Specification for D-PHYSM Version 1.1.
