IP Catalog > Foundries > TSMC > Interface IP > Interconnect IP > HDMI IP > HDMI PHY IP

HDMI PHY IP for TSMC

Welcome to the ultimate HDMI PHY IP for TSMC hub! Explore our vast directory of HDMI PHY IP for TSMC
All offers in HDMI PHY IP for TSMC
Filter
Filter

Login required.

Sign in

Search (32)
Compare 32 HDMI PHY IP for TSMC from 5 vendors (1 - 10)
  • HDMI 2.1 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
    • HDMI version 2.1 compliant transmitter and sink function
    • Supports Dynamic HDR, FRL, VRR and Fast Vactive
    • Wide range channel speed up to 12Gbps
    • HDCP revision 1.4/2.2 compliant content protection
    Block Diagram -- HDMI 2.1 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
  • HDMI 2.1 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
    • HDMI version 2.1 compliant transmitter and sink function
    • Supports Dynamic HDR, FRL, VRR and Fast Vactive
    • Wide range channel speed up to 12Gbps
    • HDCP revision 1.4/2.2 compliant content protection
    Block Diagram -- HDMI 2.1 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
  • HDMI 1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
    • HDMI version 1.4 compliant transmitter
    • Supports DTV from 480i to 1080i/p HD resolution
    • Supports 24bit, 30bit and 36bit color depth per pixel
    • Integrated cable terminator
    Block Diagram -- HDMI 1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
  • HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
    • HDMI version 1.4 compliant receiver
    • Supports DTV from 480i to 1080i/p HD resolution
    • Supports 24bit, 30bit and 36bit color depth per pixel
    • HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
    Block Diagram -- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
  • HDMI 1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
    • HDMI version 1.4 compliant transmitter
    • Supports DTV from 480i to 1080i/p HD resolution
    • Supports 24bit, 30bit and 36bit color depth per pixel
    • Integrated cable terminator
    Block Diagram -- HDMI 1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
  • HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
    • HDMI version 1.4 compliant receiver
    • Supports DTV from 480i to 1080i/p HD resolution
    • Supports 24bit, 30bit and 36bit color depth per pixel
    • HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
    Block Diagram -- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
  • HDMI 2.1/DisplayPort 2.1 TX PHY in TSMC (N3E, N3P)
    • Fixed rate link with 12Gbps per lane or aggregate bandwidth of 48Gbps to support up to uncompressed 8K resolution at 60 Hz frame rate
    • Hot Plug Detect allows changing of cables and components without switching off the entire system
    • Integrated test features including scope, BIST and loopbacks
    • Optimized pin count, small area to ensure low BOM cost
  • HDMI 2.1 Tx PHY in TSMC (16nm, 12nm, N7, N6, N4, N3E)
    • Fixed rate link with 12Gbps per lane or aggregate bandwidth of 48Gbps to support up to uncompressed 8K resolution at 60 Hz frame rate
    • Hot Plug Detect allows changing of cables and components without switching off the entire system
    • Integrated test features including scope, BIST and loopbacks
    • Optimized pin count, small area to ensure low BOM cost
  • HDMI 2.1 RX PHY 12Gbps in TSMC (16nm, 12nm)
    • Quad-pixel interface allows up to 48Gbps bandwidth data for uncompressed 8K resolution with 60Hz refresh rate
    • Fixed-rate stream with 16b18b decoding and de-scrambling
    • Supports latest object-based audio formats with 1536kHz sample rate and up to 32 channels
    • Dynamic metadata packets reception
  • HDMI 2.1 eARC TX PHY in TSMC (16nm, 12nm)
    • Quad-pixel interface allows up to 48Gbps bandwidth data for uncompressed 8K resolution with 60Hz refresh rate
    • Fixed-rate stream with 16b18b decoding and de-scrambling
    • Supports latest object-based audio formats with 1536kHz sample rate and up to 32 channels
    • Dynamic metadata packets reception
×
Semiconductor IP