IP Catalog > Foundries > GLOBALFOUNDRIES > Interface IP > Interconnect IP > Multi-Protocol PHY IP

Multi-Protocol PHY IP for GLOBALFOUNDRIES

Welcome to the ultimate Multi-Protocol PHY IP for GLOBALFOUNDRIES hub! Explore our vast directory of Multi-Protocol PHY IP for GLOBALFOUNDRIES
All offers in Multi-Protocol PHY IP for GLOBALFOUNDRIES
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (5)
Compare 5 Multi-Protocol PHY IP for GLOBALFOUNDRIES from 1 vendors (1 - 5)
Filter:
  • 12nm
  • 25G PHY, GF 12LP x4 North/South (vertical) poly orientation
    • Supports 1.25 to 25.8 Gbps data-rate
    • Supports PCI Express 4.0 with lane margining, 1G to 100G Ethernet, CCIX, and SATA protocols
    • Supports x1 to x16 macro configurations with aggregation and bifurcation
    • Spread Spectrum Clock (SSC), ` PCIe Separate Refclk Independent SSC (SRIS) and power management features
    Block Diagram -- 25G PHY, GF 12LP x4 North/South (vertical) poly orientation
  • 25G PHY, GF 12LP x2 North/South (vertical) poly orientation
    • Supports 1.25 to 25.8 Gbps data-rate
    • Supports PCI Express 4.0 with lane margining, 1G to 100G Ethernet, CCIX, and SATA protocols
    • Supports x1 to x16 macro configurations with aggregation and bifurcation
    • Spread Spectrum Clock (SSC), ` PCIe Separate Refclk Independent SSC (SRIS) and power management features
    Block Diagram -- 25G PHY, GF 12LP x2 North/South (vertical) poly orientation
  • 25G PHY, GF 12LP x1 North/South (vertical) poly orientation
    • Supports 1.25 to 25.8 Gbps data-rate
    • Supports PCI Express 4.0 with lane margining, 1G to 100G Ethernet, CCIX, and SATA protocols
    • Supports x1 to x16 macro configurations with aggregation and bifurcation
    • Spread Spectrum Clock (SSC), ` PCIe Separate Refclk Independent SSC (SRIS) and power management features
    Block Diagram -- 25G PHY, GF 12LP x1 North/South (vertical) poly orientation
  • 28G LR Ethernet PHY in GF (12nm)
    • Includes one, two, four, eight or sixteen full-duplex transceivers (transmit and receive functions)
    • Supports back channel initialization, aggregation, bifurcation, and power management
    • Supports both internal and external reference clock connections to the PHY
    • Configurable transmitter and receiver equalization, supporting chip-to-chip, port side, backplane interfaces
  • 25G PHY in GF (14nm, 12nm)
    • Includes one, two or four full-duplex transceivers (transmit and receive functions)
    • Supports back channel initialization, aggregation, bifurcation, and power management
    • Supports both internal and external reference clock connections to the PHY
    • Configurable transmitter and receiver equalization, supporting chip-to-chip, port side, backplane interfaces
×
Semiconductor IP