The fourth generation of the widely licensed Ceva-XC architecture, the Ceva-XC4500 is specifically optimized for next generation wireless infrastructure applications. The Ceva-XC4500 delivers highly powerful fixed point and floating point vector capabilities supplying the performance and flexibility demanded by next generation wireless infrastructure applications.
Scalable multicore architecture for a range of macrocells, small cells, cloud-RAN, DFE/DPD/ and more
Overview
Key Features
- Highly powerful vector processor supporting fixed and floating point operations
- Over 400 16-bit operations in a cycle
- Floating point ISA offering over 40 GFLOPs
- High performance architecture
- 1.3GHz @ 28nm process
- 64 16-bit fixed-point MACs
- Variable 16/32-bit instructions
- 12-Stage pipeline
- Comprehensive multicore support
- Fully featured data cache
- HW support for cache coherency
- System interconnect with automated management
- Dynamic scheduling support
- Optimal hardware-software partitioning via a mix of vector DSP and hardware accelerators
- Easy software development
- Advanced IDE
- Optimizing C compiler with Vec-C support (dedicated support for vector processors)
- Cycle-accurate simulation and graphical profiling of the entire DSP sub-system
- Macro assembler, linker, and GUI debugger
- RTOS
- Smooth migration path from off the-shelf ASSPs
- MATLAB bi-directional connectivity (optional)
- Open architecture and standardized APIs
- Complete set of optimized communication libraries including: LTE-Advanced, LTE, HSPA+, TD-SCDMA, Wi-Fi and more
Benefits
- Optimized to address the processing requirements for a wide range of next generation wireless infrastructure applications
- Enables modem design with minimum hardware requirements
- Meets the needs of advanced wireless base stations (BTS) where systems need to offer high flexibility and allow dynamic resource utilization among a large number of cores
- Delivers exceptional power efficiency, while maintaining software flexibility
- Smooth C-level software development and easy integration into the target SoC reduces risk and time-to-market
- Additional software components can be easily developed or licensed through Ceva’s partners
- Significantly accelerates multi-mode modem design
Applications
- Wireless Cells Baseband Processing
- Scalable from Pico and Metro Cells up to Macro Cells and Cloud RAN
- Supporting: LTE-Advanced, HSPA+, TD-SCDMA, Wi-Fi 802.11ac, and more
- Remote Radio Heads (RRH)
- Targeting digital frontend processing
- Handling advanced DSP functions including: Digital Predistortion (DPD), Up/down sampling Filters, Up/ down conversion, Quadrature Modulation Correction, DC Offset Corrector, Carrier Frequency Offset Corrector and more
- Wireless Backhaul
- Wideband spectrum point-2-point wireless communication supporting up to 4096 QAM
- Targeting digital frontend processing
- Enterprise Wi-Fi and WiFi-Cellular Offload
- Addressing Wi-Fi 802.11ac AP and Small Cells use cases supporting 3x3, 4x4 MIMO delivering up to 1.7Gbps
Technical Specifications
Maturity
In Production
Availability
Available
Related IPs
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- ARC VPX DSPs are VLIW/SIMD processors optimized for highly parallel processing with minimal energy and area consumption for a range of embedded workloads
- Performance Enhanced version of uMCTL2 supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3 and LPDDR2 for Automotive
- Scalable and flexible display processor
- Compact Versatile Core for SHA-3-224/256/384/512 and (c)SHAKE-128/256
- High-Speed Versatile Core for SHA-3-224/256/384/512 and (c)SHAKE-128/256